ATA8743-PXQW【PDF 140/238 页】MCU W/TRANSMITTER ASK/FSK 24QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录52

136页 137页 138页 139页 [140页]141页 142页 143页 144页

140

9152BINDCO02/10

ATA8743

Figure 23-3. Three-wire Mode, Timing Diagram

The Three-wire mode timing is shown in Figure 23-3 on page 140. At the top of the figure is a

USCK cycle reference. One bit is shifted into the USI Shift Register (USIDR) for each of these

cycles. The USCK timing is shown for both external clock modes. In External Clock mode 0

(USICS0 = 0), DI is sampled at positive edges, and DO is changed (Data Register is shifted by

one) at negative edges. External Clock mode 1 (USICS0 = 1) uses the opposite edges versus

mode 0, i.e., samples data at negative and changes the output at positive edges. The USI clock

modes corresponds to the SPI data mode 0 and 1.

Referring to the timing diagram (Figure 23-3 on page 140), a bus transfer involves the following

steps:

1. The Slave device and Master device sets up its data output and, depending on the proto-

col used, enables its output driver (mark A and B). The output is set up by writing the

data to be transmitted to the Serial Data Register. Enabling of the output is done by set-

ting the corresponding bit in the port Data Direction Register. Note that point A and B

does not have any specific order, but both must be at least one half USCK cycle before

point C where the data is sampled. This must be done to ensure that the data setup

requirement is satisfied. The 4-bit counter is reset to zero.

2. The Master generates a clock pulse by software toggling the USCK line twice (C and D).

The bit value on the slave and masters data input (DI) pin is sampled by the USI on the

first edge (C), and the data output is changed on the opposite edge (D). The 4-bit counter

will count both edges.

3. Step 2 is repeated eight times for a complete register (byte) transfer.

4. After eight clock pulses (i.e., 16 clock edges) the counter will overflow and indicate that

the transfer is completed. The data bytes transferred must now be processed before a

new transfer can be initiated. The overflow interrupt will wake up the processor if it is set

to Idle mode. Depending of the protocol used the slave device can now set its output to

high impedance.

MSB

LSB

USCK

YCLE

( Reference )

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式